



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

Ho4L 25/02

A1 (43) International Publication Date: 23 December 1999 (23.12.99)

With international search report.

(21) International Application Number: PCT/US99/12924 (22) International Filing Date: 8 June 1999 (08.06.99)

(22) International Filing Date: 8 June 1999 (08,06,99)

(36) Priority Data:
09/098,139 16 June 1998 (16.06.98)
US


(71) Applicant (for all designated States except US): RC NET-WORKS [US/US]; Suite 212, 6727 Flanders Drive, San Diego, CA 92121 (US).

(72) Inventors; and (72) Inventors; and (75) Inventors; and [US/US]; 17569 Fairlie Road, San Diego, CA 92128 (US). W

[US/US]; 17569 Fairlie Road, San Diego, CA 92128 (US). IAIZZO, Paul, Anthony [US/US]; 3974 Birch Knoll Drive, White Bear Lake, MN 55110 (US).

(74) Agent: MEADOR, Terrance, A.; Gray Cary Ware & Freidenrich, LLP, Suite 1700, 410 B Street, San Diego, CA 92101-4297 (US).

(24) Title: IMPEDANCE MATCHING INTERFACE FOR TRANSMISSION LOOP



toerted (72)

A line interface apparatus includes a line coupling transformer and an impedance matching circuit with two sections. A switch is switch either the first or the second section in series with the first winding of the line coupling transformer. A replica of the echo of the transmitted signal is subtracted from a composite signal comprising a received signal and the echo. The result of the interface is subtraction in a digital signal processor that also controls the switch. The output impedance of the interface is automatically matched to the input impedance of a loop connected to the second winding of the line coupling transformer. The result is the maintenance of a desirably high level of efficiency in coupling signal power to the loop.

LOK THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

					Francisco Partico			
313	Estonia	ורצ	Liberia	ec	Singapore	100		
JK.	Denmark	ГK	Zu Lanka	as	Sweden			
30	Germany	n	Liechtenstein	as	nebus			
Z.	Czech Republic	rc	Заілі Lucia	· OM	Russian Pederation			
a:	Cuba	KZ	Kazakstan	RO	Боталія			
N	China	KK	Republic of Korea	La	[sguttoq			
W	Сашегооп		Republic of Korea	ы	Poland			
î	Côte d'Ivoire	КЪ	Democratic People's	ZN	basissa woM		·	
H	Switzerland	KC	Kyrgyzstan	ON	Norway	MZ	ewdsdaniS.	
อ	Озио	KE	Кепуа	'IN	Metherlands	ΠX	Yugoslavia	
<u>.</u>	Central African Republic	đſ	neqel	ИE	Viger	NA	Viet Mam	
v	Canada	TI	Italy	XW	ooixəM	\mathbf{z} 0	Uzbekistan	
Ä	Belaura	SI	Iceland	MIN	iwalaM	SO	United States of America	
19	Brazil	II	Israel	WR	sinstitueM	ac	Uganda	
Ĩ	Benin	IE	Ireland	NW	silognoM	VΩ	Ukraine	
Ð	Bulgaria	ΩH	Hungary	TW	ilsM	LL	ogsdoT bas bsbiafrT	
Ą	Burkina Faso	GK	Spece		Republic of Macedonia	ЯT	Тикеу	
3	l3¢[£inw	CN.	Guinea	MK	Тис гоппет Учвоявау	MT	Turkmenistan	
18	Barbados	CH	Chana	MG	Madagascar	r.L	Tajikistan	
¥	Bosnia and Herzegovina	æ	Georgia	WD	Republic of Moldova	ər	ogoT	
2	nejisdrəsA.	CB	United Kingdom	ИC	Monaco	αT	Chad	
Ω	sils:12uA	CV	Gabon	ΓΛ	Latvia	ZS	bnalizawa	
T	sintenA	FR	France	ſΩ	Гихетроиг	NS	Senegal	
W	sinəmA.	IA	Finland	LT	Lithuania	ЖS	Ridsvol2	
า	sinsd[A	EZ	gisq2	S'I	resotho	IS	Slovenia	

IMPEDANCE MATCHING INTERFACE FOR TRANSMISSION LOOP

BACKGROUND OF THE INVENTION

The invention concerns adjusting the output impedance of a line interface to accommodate the impedance of a transmission line with taps for the efficient coupling of power to the transmission line. More particularly, the invention concerns a line interface and a method for matching the output impedance of a transceiver with the input impedance of a transmission line with taps. More particularly, the invention concerns of a transmission line with taps. More particularly, the invention concerns in the efficient output of a maximum amount of power to the transmission line.

digitized information over standard telephone lines. In this and other telephony applications, the transmission line is commonly referred to as a "loop". A common problem with full-duplex communication over a loop with taps is inefficient power output to the loop due to an impedance mismatch at the interface between the loop and a transceiver.

One or more taps may exist at various locations on a loop. These

High bit rate digital service lines (HDSL) are used to transmit

taps, which are provided for future connection to the loop are typically unloaded. Loop impedance Z_{loop} is a function of the location and number of taps in the loop. A tap located near an end of the presence taps, the value of Z_{loop} . Accordingly, if due to the presence taps, the value of Z_{loop} differs from the value of Z_{out} which characterizes an output of Z_{loop} differs from the loop, signal power transferred to the loop will be impedance driving the loop, signal power transferred to the loop will be reduced.

The ANSI T1E1.4196-006 and ETS1 ETR 152 standards define tentest loops for a transceiver. The loops are designated as one through ten. Because of taps, the loop impedance of some of the loops, for example the loops designated two, seven, and nine, are known to be "problematic".

52

20

91

10

9

30

FIG. 1 illustrates a circuit commonly used as an interface to a loop. loops with taps close to the CP side of the loops. 6 is an example of a loop without taps. Loops 2, 7, and 9 are examples of impedances of loop 7 and loop 9 at several frequencies of interest. Loop several frequencies f, of interest. Table 2C in the appendix lists the input 2B in the appendix lists the input impedances of loop 6 and loop 2 at drive the first loop will very inefficiently drive the problematic loop. Table loops may be about 20 ohms. Consequently, a transceiver designed to excess of 110 ohms, while the loop impedance for one of the problematic regard, Zloop for one ANSI loop configuration (say, loop 2) may be in exhibit loop impedances that are relatively unaffected by taps. In this three-six, eight, and ten) are deemed "non-problematic" because they at the customer premises (CP) side of a loop. The remaining loops (one,

interface is matched to only one value of input impedance Zloop of the loop 25. A shortcoming of this circuit is that the output impedance Z_{out} of the

.25

For the circuit shown in FIG. 1:

 $\Sigma_{out} = \Sigma R L(n^2) + R t t \approx 135$ ohms, where,

"אר = ארו = ארז ≈ 16.7 ohms

Rtr \approx 1.4 ohms, (with Rtr being the winding resistance of the primary of the transformer T), and the secondary of the transformer T to number of turns N_1 of the $n \approx 2$, (with "n" being the ratio of the number of turns M_2 of

Generally, $\sum_{loop} = R + jX$. In the circuit illustrated in FIG. 1, for the primary side of the transformer T).

about 108 ohms, as a consequence $Z_{\rm loop}$ may be greater than about 135 108 ohms. For frequencies f < 100kHz, X equals about -1/jwc, R equals about 0, R equals about 108 ohms, and consequently Zloop equals about case when the loop has no taps, for frequencies f > 100 kHz, X equals

50

91

10

ç

ohms. Thus, for the case of no taps connected to the loop, 135 ohms is a reasonable estimate of the value of Z_{loop} for frequencies both greater than and less than 100kHz. A simplified schematic diagram of the relationship between Z_{out} and Z_{loop} is illustrated in FIG. 2. For the circuits of FIGS. 1 and 2, $Z_{out} = Z_{loop} \approx 135$ ohms, and the transfer function $T(s) = Z_{loop} \setminus (Z_{out} + Z_{loop}) = 1/2$. Therefore, when there are no taps on the loop, the impedance matching between Z_{out} and Z_{loop} is good, and consequently the output power is maximum, frequency performance distortions are output power is no phase shift. A further benefit is good echo minimum, and there is no phase shift. A further benefit is good echo cancellation in received signals via operation of a hybrid 30.

FIG. 3 illustrates the transformer T and the loop 25 of the circuit of

automatically matches its output impedance Zout to the impedances of vary from one loop to another, and there is a need for an interface that optimized for only one value of Zloop. In practice, the value of Zloop may the loop, because, due to the fixed values of RL1 and RL2, the circuit is performance of the circuit of FIG. 1 is maximally efficient without taps in inadequately removed from signals received from the loop. Thus, the there is phase shift distortion, and the echo of the transmitted signal is factor of about ten, frequency performance distortions are relatively high, a result of the poor impedance matching, the output power drops by a transfer function T(s) is as follows: $T(s) = 20 \pm j20/((135 + (20 + j20))$. As relationship between Zout and Zloop in this case is illustrated in FIG. 4. The output to the loop is reduced. A simplified schematic diagram of the 135 ohms. Consequently, the impedances no longer match and power example, will drop to about 20 \pm j20 ohms. Z_{out} remains equal to about about 80 KHz to about 400 KHz, the value of Zhoop is complex and, for circuit illustrated in FIG. 3, in the frequency band of interest, which is FIG. 1, but with a tap 45 in the loop near the CP end of the loop. For the

various loops, for example the ten loops defined by the ANSI standard.

20

91

10

9

A collateral problem with full-duplex communication over a loop is that the transmitted signal's echo (TE) becomes mixed with the signal received from the loop. Line interfaces typically have a line coupling transformer, for coupling the signal to be transmitted into the loop. The line coupling transformer will typically have a first winding and a second winding, with the second winding being connected to the loop. A voltage segregate of both a received signal and TE. TE may be considerably larger than the received signal and TE. TE may be considerably significantly corrupted by TE. It is desirable to remove TE from V_{echo} in order to produce a signal that consists of only the received signal. TE is commonly removed from V_{echo} with a subtractor, which subtracts an estimate of TE from V_{echo}.

V_{echo}, thereby reducing the amount of TE coexisting with the received signal. To accomplish this, the signal to be transmitted is tapped after the power amplifiers and is input to a hybrid 30. Ideally, the output of the hybrid is an accurate replica of TE, which is subtracted from the aggregate of the received signal and TE.

 V_{echo} (amplified at 35) and the output of the hybrid are input into a subtractor 40, where the output of the hybrid is subtracted from the output of the amplifier 35. As a result of the subtraction, TE is removed from the amplified V_{echo} signal to the extent that the output of the hybrid is an accurate replica of TE. However, the output of the hybrid will be an accurate replica of TE only when the input impedance of the loop Z_{loop} , equals the value of Z_{loop} used for the design of the hybrid.

SUMMARY OF THE INVENTION

An objective of this invention is to provide a line interface apparatus that automatically matches the output impedance Z_{out} of the apparatus to

G

The line interface apparatus includes a line coupling transformer digital service lines (HDSL), or the equivalent. be used for the transmission and reception of signals over high bit rate device, for example, a modem. The line interface apparatus will typically generally be used in conjunction with, or as part of, a telecommunications characterized by the impedance Zhoop. The line interface apparatus will coupling a signal to a loop with taps for transmission. The loop is and cancellation of echo signals. The line interface apparatus is for power transfer. Secondary objectives are the reduction of nonlinearities coupled to the line interface apparatus, in order to provide for efficient the loop impedance Zloop of one of several loops with taps that may be

the loop impedance Zloop of a loop. the line interface apparatus so that it may match, or substantially equal, taps. The variable impedance circuit adjusts the output impedance Zout of maximize the efficiency with which signal power is coupled to a loop with an impedance that may be selectively and automatically changed to of the line coupling transformer. The variable impedance circuit includes includes a variable impedance circuit that is connected to the first winding that has first and second windings. The line interface apparatus also

reactive, or entirely resistive. first winding of the line coupling transformer. The impedances may be into the connection between the output of a transceiver amplifier and the The variable impedance circuit operates by switching impedances

In a first embodiment, the variable impedance circuit includes at magnitude of an echo signal detected by the line interface apparatus. The impedances are automatically switched in response to the

variable impedance circuit further includes a switch circuit that is reactive section that is characterized by a second impedance. The first reactive section is characterized by a first impedance, and the second least a first reactive section and a second reactive section, wherein the

> 50 G1 01 G

BNSDOCID: <MO

52

The line interface apparatus may further include a filter section transformer, depending on the position of a switch arm of the switch. second reactive section in series with the first winding of the line coupling transformer. The second transformer inductively couples the first or the transformer. The switch circuit includes a switch and a second reactive section in series with the first winding of the line coupling of the line coupling transformer, for switching either the first or the second connected to the first and second reactive sections and to the first winding

In the first embodiment, the line interface apparatus automatically as a modem. The means for generating signals can be a signal source. receiving signals from the line, in which case the apparatus is referred to include means for generating signals to be transmitted over the line and section reduces nonlinearities and crosstalk. The apparatus may further comprise a high pass filter (HPF) and a low pass filter (LPF). The filter is referred to as a telecommunications apparatus. The filter section may connected to the variable impedance circuit, in which case the apparatus

The output of the hybrid will be an accurate replica of Vecto only V_{echo} . V_{echo} comprises a composite of the received signal, and TE. across the first winding of the line coupling transformer, referred to as a subtractor to subtract the output of the hybrid from a signal generated accomplished by using a hybrid to produce a replica of TE, and then using in series with the first winding of the line coupling transformer. This is determines whether to switch either the first or the second reactive section

output of the hybrid will not be an accurate replica of TE when a connected to the second winding of the coupling transformer, and the will be an accurate replica of TE when a non-problematic loop is is used for the design of the hybrid. Accordingly, the output of the hybrid value of Zloop similar to the impedance of a group of non-problematic loops when Aloop is equal to the value of Zloop used for the design of the hybrid. A

ç

10

GL

20

52

problematic loop is connected to the second winding of the coupling transformer.

TE has a much larger amplitude than the received signal. Thus, if the output of the hybrid is not an accurate replica of TE, the amplitude of Vs the output of the subtractor will be much greater than if the output of the subtractor will be much greater than if the output of the hybrid is an accurate replica of TE, then TE will be subtracted out in the subtractor, reducing the amplitude of Vs. Accordingly, the magnitude of the output of the hybrid is an accurate replica of TE, indication of whether the output of the hybrid is an accurate replica of TE, which will only occur when Σ_{loop} equals the value of Σ_{loop} used for the design of the hybrid. The amplitude of Vs therefore indicates the efficiency of power transfer from the line interface apparatus to the loop. The output Vs of the subtractor is input into a digital signal

processor (DSP), where the amplitude of Vs is compared to a threshold value. An output of the DSP is connected to a control input of the switch, to connect the arm of the switch to either the first reactive section or the second reactive section.

The first reactive section is designed to have an impedance characteristic of the problematic loops, and the second reactive section is designed to have an impedance characteristic of the non-problematic of the non-problematic loops. Thus, when the line interface apparatus is connected to any of the enon-problematic loops, the output of the hybrid will be less than the threshold value, and signal output of the bybrid will be less than the threshold value, and signal output of the subtractor will be less than the threshold value, and signal from the output of the DSP will cause the arm of the switch to be connected to the second reactive section, which causes Σ_{out} to be substantially equal to the impedance of any of the non-problematic loops. If the line interface apparatus is connected to any one of the problematic

loops, the hybrid will not produce an accurate replica of TE. In this case the output of the subtractor will be at least as great as the threshold value, and the arm of the switch will be connected to the first reactive section, which causes $\Sigma_{\rm out}$ to be substantially equal to the impedance of any of the problematic loops. Thus, $\Sigma_{\rm out}$ is automatically matched to $\Sigma_{\rm loop}$ when the line interface apparatus is connected to either a non-problematic or a problematic loop. This impedance matching results in more efficient power transfer to the loop, reduces nonlinearities, and enhances echo signal cancellation.

circuit includes at least two resistors, one of which is switched into the signal path between the power amplifier and the first winding in response to the DSP output. This embodiment achieves the desired maximization of efficiently, but tolerates inefficient hybrid operation, with a consequent reduction in the effectiveness of echo cancellation.

BRIEF DESCRIPTION OF THE DRAWINGS

The nature, objects, and advantages of the invention will become more apparent to those skilled in the art after considering the following detailed description in connection with the accompanying drawings, in which like reference numerals designate like parts throughout, wherein:

FIG. 1 is a block/schematic diagram of a prior art circuit for coupling

signals to a line; **FIG. 2** is a schematic diagram of a circuit that is representative of the relationship between the output impedance (Z_{loop}) for the circuit of FIG. 1, for the case when there are no taps connected to the loop;

FIG. 3 is a schematic diagram of the transformer T and loop; (transmission line) of FIG. 1, but with a tap connected to the loop;

91

01

9

20

FIG. 5, a line interface apparatus 41 according to the invention includes a	
impedance will provide efficient transfer of power to a loop with taps. In	
automatically selects an output impedance such that the output	
FIG. 5 is block/schematic diagram of a line interface apparatus that	
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS	52
loop	
s to ($_{ m loop}\Sigma$) or a line interface with the input impedance ($\Sigma_{ m loop}$	
FIG. 10 is a flow chart illustrating a method for matching the output	
interface apparatus with the input resistance (Rioop) of a loop; and	50
Ine inferface circuit that matches the output resistance ($R_{ m out}$) of the line	
FIG. 9 is a block/schematic diagram of a second embodiment of the	
series with the second winding of the second transformer T2;	
(Z_{loop}) , for the circuit of FIG. 6 when the first reactive section is switched in	
the relationship between the output impedance (X_{out}) and loop impedance	91
FIG. 8 is a schematic diagram of a circuit that is representative of	
switched in series with the second winding of the second transformer T2;	
(Z_{loop}) , for the circuit of FIG. 6 when the second reactive section is	
the relationship between the output impedance (X_{out}) and loop impedance	
FIG. 7 is a schematic diagram of a circuit that is representative of	01
interface apparatus with the input impedance (Z_{loop}) of a loop;	
interface circuit that matches the output impedance (Z_{out}) of the line	
FIG. 6 is a block/schematic diagram of a first embodiment of a line	
transfer of power to a loop with taps;	
that automatically selects an output impedance that will provide efficient	9
FIG. 5 is a block/schematic diagram of a line interface apparatus	
(Σ_{loop}) for the circuit of FIG. 3;	
the relationship between the output impedance (Z_{out}) and loop impedance	
FIG. 4 is a schematic diagram of a circuit that is representative of	

power amplifier 42 that receives a signal to be transmitted, amplifies the

telecommunications equipment that is designed for connection to the It is contemplated that the line interface apparatus 41 is the loop 48. power is being efficiently coupled from the line interface apparatus 41 to magnitude of Vs with the threshold, the DSP 47 decides whether or not signal Vs to a threshold. Depending upon the relationship of the signal processor (DSP) 47. The DSP 47 subjects the magnitude of the 46. The output of the subtractor, a voltage $V_{\rm s}$, is provided to a digital the hybrid 44 and the power amplifer 45a are combined in the subtractor composite signal is amplified by the power amplifier 45a. The outputs of and a signal referred to as the transmitted signal's echo (TE). The winding 49a is a composite signal having as elements a received signal connected to the first winding 49a. Thus the signal present across the first received by the line interface circuit through a receiver (not shown) loop 48 conducts signals to the second winding 49b that are to be into the loop 48 through the second winding 49b. At the same time, the winding 49a. By transformer action, signals to be transmitted are coupled are connected through the variable impedance circuit 43 to the first 49a and second winding 49b. Signals produced by the power amplifer 42 coupling transformer. The line coupling transformer 49 has a first winding connected to a line coupling transformer 49, also referred to as a loop to be coupled to the loop 48 for transmission thereon. An amplifier 45 is hybrid 44 receives and processes signal that represents the signal that is changed in response to a select signal. In the line interface apparatus, a having a variable impedance Zvar that may be selectively and automatically signal and provides it to a variable impedance circuit 43 characterized in

52

20

91

01

ç

telecommunications equipment that is designed for connection to the customer premises (CP) side of the telecommunications loop. However, it is known that loop configurations may vary widely, so different loops present different loop impedances to the line interface apparatus 41.

Particularly troublesome are loops having unloaded taps near the CP side

.84 qool impedance of the line interface apparatus 41 to the loop impedance of the to a state that sets Z_{var} to a value that substantially matches the output must be changed. In this regard, the DSP 47 conditions the select signal it may decide whether the impedance of the variable impedance circuit 43 signal power is coupled to the loop 48, the DSP 47 is programmed so that Since the output of the subtractor 46 indicates the effectency with which with which the power of a transmitted signal is coupled to the loop 48. change its impedance configuration in order to maximize the efficiency connected. The line interface apparatus 41 may therefore adaptively the loop impedance of a loop to which the line interface apparatus 41 is impedance is varied automatically in such a way as to more closely match impedance circuit 43. Particularly advantageous is the fact that the 41 in FIG. 5 is the ability to change the value of Zver in the variable more. Thus, a particularly desirable feature of the line interface apparatus differ from the impedances of less troublesome loops by factors of five or of a telecommunications system. The impedances of such loops may

FIG. 6 illustrates a first embodiment of a line interface apparatus 50, for coupling a signal to a loop 55 with unloaded taps according to the invention. The line interface apparatus 50 automatically matches the output impedance $\Sigma_{\rm out}$ of the line interface with the input impedance $\Sigma_{\rm loop}$ of the loop 55 (which may also be referred to as a transmission line). The line interface apparatus is intended to be connected to, or to

be part of, an electronic device, which will typically be a telecommunications apparatus 60. The line interface apparatus is intended to be connected between the telecommunications apparatus and the loop, to couple signals from the telecommunications apparatus to the loop. The line interface will often be a component of the telecommunications apparatus 60 telecommunications apparatus. The telecommunications apparatus 60 comprises the line interface 50, plus a power amplifier 75, and a filter comprises the line interface 50, plus a power amplifier 75, and a filter

section which preferably consists of high pass filter (HPF) 65, and a low pass filter (LPF) 70. Alternatively, the filter section could consist of either the HPF or the LPF. The telecommunications apparatus can be any device for sending and/or receiving signals, and preferably is a transceiver. Preferably, the transceiver is a modem 85. If the telecommunications apparatus is a modem or other type of transceiver, the telecommunications apparatus also includes a signal source 90 and a treceiver 92.

Atthough any type of electronic signals could be transmitted and received with the line interface 50, typically the line interface will be used with high bit rate digital service lines (HDSL), or with higher powered HDSL2. Integrated circuits for transmitting and receiving HDSL and these integrated circuits could be satisfactorily used. Preferably, the model number Bt8960 integrated circuit chip set, available from Brooktree Corporation, 9868 Scranton Road, San Diego, California, is used. The Brooktree publication integrated circuit savailable from the Bt8960 integrated circuit chip set, which is available from the Bt8960. Corporation, is incorporated herein by reference.

when the input impedance $\Sigma_{\rm loop}$ of the loop differs from the output impedance $\Sigma_{\rm out}$ of the line interface, and then automatically employs either a first reactive circuit 95, also referred to as a first reactive section, or a second reactive circuit 100, also referred to as a second reactive section, to match the impedance of the line interface apparatus 50 to the impedance of the loop 55 for efficient transfer of transmitted signal power to the loop 55.

signal source 90. The signal to be transmitted by either the telecommunications apparatus 60 or the modem 85 passes through the

The signal to be transmitted by the modem 85 is obtained from the

10 S2

G

of a first transformer T1. frequency components that would otherwise degrade linearity conditions high pass filter (HPF) 65. The HPF is employed to eliminate low

The circuit of FIG. 1 is illustrated with a pair of differential signal first order RC filter, although any type of high pass filter could be used. and high pass filter performance. The HPF is typically implemented with a signals rather than as a compromise between signal transfer performance transformer T1 in FIG. 5 can be optimized for the efficient transfer of discrete HPF, because in that case the characteristics of the first necessitates the use of the HPF. However, it is beneficial to use the resistors RL1 and RL2 are not used in the circuit of FIG. 6, which pass filter for the low frequency portion of the HDSL signal spectrum. The with the effective inductance of the primary of transformer T act as a high circuit of FIG. 6. In the circuit of FIG. 1, the resistors RL1 and RL2, along In contrast to the circuit of FIG. 1, a separate HPF is used in the

ad ot slangis ent , 68 PPF 65, the signals to be either a single signal line, or with a pair of differential signal lines. apparatus 60 and/or the modem 85 of FIG. 6 can be implemented with single signal line. However, the line interface 50, the telecommunications lines. Except for the loop 55, the circuit of FIG. 6, is illustrated with a

pəsn: usually a first order RC filter, although any type of low pass filter could be the HDSL signal spectrum, in order to reduce crosstalk. The LPF is or after the HPF. The LPF rejects signals in the high frequency portion of pass filter (LPF) 70, which can be located in the signal chain either before coupled to the loop 55 and transmitted thereby also pass through a low

The signal outputted from the power amplifier then passes though a first amplifier, and preferably will be a power amplifier on the HDSL chip set. the power amplifier 75. The power amplifier can be any appropriate After filtration, the signals to be transmitted are then amplified by

G

<_i_t_fA6833388 BNSDOCID: <MOT

interface. to the remote end of the loop to receive the signals transmitted from the apparatus 50. In operation, a remote transmitter (not shown) is connected 135 of the first transformer T1 are an input/output 137 of the line interface transformer T1 and into the loop 55. The two ends of the second winding transformer T1, and is inductively coupled to a second winding 135 of the signal to be transmitted then passes through a first winding 130 of the transformer T2 will be discussed in detail later in this description. The transformer T2 and the circuitry connected to a second winding 125 of transformer T2 is utilized for impedance matching. The function of the winding 120 of a second transformer T2 in the line interface 50. The

Preferably, the ratio of the number of turns of the second winding to

windings of each transformer corresponding respectively with the input accordingly. The transformers T1 and T2 may also be referred to circuit 95 and the second reactive circuit 100, which are selectively nonidentical transformers, if the impedance values of the first reactive identical. However, the circuit of FIG. 6 can be implemented with two to one. Preferably the transformer T1 and the transformer T2 are ai ST bas IT aremotenart edit to gainding the transformers T1 and T2 is

capable of coupling signals. may be a transformer, an electro-optical coupler or any other device 671-7926, available from Midcom. One or both of the coupling means both the transformer T1 and the transformer T2 are model number respectively as the inputs and outputs of the transformers. Preferably, windings of the transformers T1 and T2 may also be referred to also be referred to as a line coupling transformer. The first and second and output of each respective coupling means. The transformer T1 may respectively as first and second coupling means, with the first and second connected to the second winding 125 of the transformer T2, are adjusted

20

91

01

g

52

<[[146899966]

In addition to transmitting signals, the line interface apparatus 50 is also designed for receiving signals. The signals to be received are transmitted from a remote transmitter (not shown) and are propagated along the loop 55. These signals are then inductively coupled from the second winding 135 of the transformer T1, to the first winding 130 of the transformer T1. These signals are then amplified by an amplifier 140. Amplifier 140 is preferably an amplifier included on the HDSL chip set, although any appropriate amplifier could be used. After passing through a subtractor 150, which is discussed below, these signals are then inputted subtractor 150, which is discussed below, these signals are then inputted or the receiver 92. Preferably, the receiver is a receiver on the HDSL into the receiver 92. Preferably, the receiver is a receiver on the HDSL chip set, although other receivers known in the art could be used.

referred to as the transmitted signal's echo (TE) is present across the first winding of the transformer T1. The received signal and TE together comprise $V_{\rm echo}$, which is present across the first winding of the transformer T1. $V_{\rm echo}$ is amplified by the amplifier 140. Thus, the output of the amplifier 140 is an aggregate of the received signal and TE. To improve the quality of the received signal, it is desirable to remove as much of the effect of TE as possible.

As a result of the presence of the signal to be transmitted, a signal

In order to remove TE from the signal at the output of the amplifier 140, an approximation of TE is subtracted from the signal. To accomplish this, the signal at the output of the power amplifier 75 is tapped and inputted into a hybrid 145. It is desirable that the output of the hybrid be an accurate replica of TE in order to cancel TE from the received signal. This desirable condition results only if the transfer function TH(s) of the hybrid 145 equals the transfer function T(s) from the output of the power applifier 75 to a node N. The output of the amplifier 140, which is an aggregate of the received signal and TE, and the output of the hybrid 145, are inputted into the subtractor 150. The subtractor subtracts the output of the hybrid 145 from the output of the hybrid 145 from the output of the amplifier 140, rendering an output of the hybrid 145 from the output of the amplifier 140, rendering an output

As discussed above, the output of the hybrid will be an accurate subtraction function. Preferably, the subtractor is an op-amp. analog subtractor, or its equivalent, that is capable of accomplishing the accurately replicates TE. The subtractor can be implemented with any signal Vs that is cleansed of TE to the extent that the output of the hybrid

For the circuit of FIG. 6, the hybrid is designed for a particular value when Zloop equals the value of Zloop used for designing the hybrid. that the output of the hybrid 145 will be an accurate replica of TE only value that is different than the value of Σ_{loop} implicit in the hybrid. It follows T(s) for a particular value of Zloop, TH(s) will not equal T(s) if Zloop has a that the transfer function of the hybrid TH(s) equals the transfer function Zloop changes. Accordingly, even though the hybrid may be designed so M. The transfer function T(s) is a function of $\mathsf{Z}_{\mathsf{loop}}.$ Thus, T(s) changes if transfer function T(s) from the output of the power amplifier 75 to the node replica of TE if the transfer function TH(s) of the hybrid 145 equals the

degraded. an accurate replica of TE, with the result that echo cancellation will be designed. Consequently, in this case, the output of the hybrid will not be the value of Zhoop for the loop configuration for which the hybrid is the line interface apparatus 50 is installed, the value of Zloop will differ from unloaded taps, such as the tap 155, near a customer premise (CP) where TE. However, when the loop 55 has a configuration with one or more TE, and the output of the subtractor 150 will be the received signal without configuration, the output of the hybrid 145 will be an accurate replica of when the line interface 50 is connected to a loop 55 having that the hybrid 55 is designed for one of the "non-problematic" loops. Thus, of Zloop based upon a particular configuration of the loop 55. Assume that

group. Loop configurations one, three, four, five, six, eight, and ten be divided into two groups; a problematic group and a non-problematic The ten loop configurations defined by the cited ANSI standard can

> 52 50 G1 01 G

connected to one of the problematic loops. good replica of TE when the second winding of transformer T1 is non-problematic loops. Consequently, the output of the hybrid is not a problematic loop configurations materially differ from the impedance of the transformer T1. On the other hand, the characteristic impedances of the of the non-problematic loops is connected to the second winding 135 of Thus, the output of the hybrid 145 is an accurate replica of TE when one taps, which is similar to the impedance of all of the non-problematic loops. is substantially equal to the impedance of the loop configuration with no the transfer function of the hybrid 145 is designed for the case when $Z_{
m loop}$ ohms. In practice the non-problematic loops are non-problematic because (80 KHZ - 400 KHZ) and the values of Z_{loop} drop to, for example (20 \pm j 20) the CP side Zioop becomes complex in the main frequency range of HDSL comprise the problematic group. For these loops, which have taps near for example, 110 ohms. Loop configurations two, seven, and nine comprise the non-problematic group, and may exhibit loop impedances of,

When the output of the hybrid 145 is not a good replica of TE, the

subtractor Vs is indicative that the second winding of transformer T1 is loops. It follows that an increase in the amplitude of the output of the second winding of transformer T1 is connected to one of the problematic the non-problematic loops, and will be a poor replica of TE when the TE when the second winding 135 of transformer T1 is connected to one of As discussed above, the output of the hybrid will be an accurate replica of the subtractor when the output of the hybrid is not a good replica of TE. greater amplitude than the received signal, will be present at the output of two to one. This occurs because TE, which generally will have a much good replica of TE. The change in amplitude of Vs can be on the order of compared to the output of the subtractor when the output of the hybrid is a output Vs of the subtractor 150 significantly increases in amplitude

S

connected to one of the problematic loops, for which Z_{out} does not equal

Z

The magnitude of V_{echo} will decrease when Z_{out} does not equal Z_{loop} . This occurs because of an impedance mismatch due, for example, to a decrease in Z_{loop} , which will cause a decrease in Z_{ln} , the input impedance of the first transformer T1. Thus, the output of the subtractor is also indicative of whether Z_{loop} is equal to a baseline value. The baseline value is a value of Z_{loop} representative of the loop impedance of the non-problematic loops.

The output Vs of the subtractor 150 is connected to an input of the

digital signal processor (DSP) 115. The DSP detects and indicates when the amplitude of the output of the subtractor Vs is greater than or equal to the threshold value. The threshold value can be any value that is empirically or otherwise determined to be appropriate for determining whether a problematic or non-problematic loop is connected to the input/output 137 of the line interface 50. When the amplitude of Vs is greater than or equal to the threshold value, it is indicative that the output greater than or equal to the threshold value, it is indicative that the output

SO

91

52

computer, or a larger computer.

microcontroller, a plug in card in a personal computer, a personal

be any type of digital processing unit, for example a microprocessor, a

could be used to implement these functions of the DSP. The DSP may

digital logic elements or a custom large scale integration integrated circuit

combination of analog and digital circuitry. As another alternative, discrete

Alternatively, these functions of the DSP could be implemented with a

implemented with analog circuitry, for example with a comparator.

alternatively, the functions of the DSP discussed herein could be

impedance Zout does not equal Zloop. Rather than using a DSP,

Ouley e ai

01

g

3/2000 - MO 3866683/

Coupling Efficiency

TE1, the first reactive circuit 95 is connected in series with the second When the arm 170 of switch S is connected to the first terminal reactive circuit or the second reactive circuit. the first transformer T1, and is selectively connected to either the first matching circuit 175. The switch circuit is connected to the first winding of second transformer T2, may collectively be referred to as an impedance reactive circuit, and a switch circuit comprising the switch S and the 125 of the second transformer T2. The first reactive circuit, the second The switch arm 170 is also connected to an end of the second winding indicates that the output of the subtractor is less than the threshold value. connected to a second terminal TE2 when the output signal from the DSP 150 is greater than or equal to the threshold value, and the switch arm is output signal from the DSP 115 indicates that the output of the subtractor DSP. The switch arm 170 is connected to a first terminal TE1 when the switch. The switch can be any switch capable of being controlled by the switch arm 170. It is not necessary for the switch S to be a high speed connected to a control input 165 of switch S, to control the position of the hand, less than the threshold value. The output 160 of the DSP is on one hand, greater than or equal to the threshold value, or on the other indicative of whether the amplitude of the output of the subtractor 150 is, which controls the value of Z_{out} . The output signal from the DSP is by using a signal from an output 160 of the DSP 115 to control a switch S, the operation of the line interface will be increased. This is accomplished the transfer of power to the loop will be maximized and the efficiency of substantially equal Z_{loop}. With these two impedances substantially equal, not equal Zloop, the circuit of FIG. 6 changes the value of Zout so that it will In response to a signal from the DSP 115 indicating that $\Sigma_{\text{out}} \, \text{does}$

reactive circuit 95 is designed to generally model the impedance of loops

winding 125 of the second transformer T2. The impedance of the first

30

20

91

10

G

five, six, eight, and ten. 100 is designed to generally model the reactance of loops one, two, four, the second transformer T2. The impedance of the second reactive circuit reactive circuit 100 is switched in series with the second winding 125 of 170 of switch S is connected to the second terminal TE2, the second to generally approximate all three impedances. Similarly, when the arm different impedances, the impedance of the first reactive circuit is chosen three, seven, and nine. Although loops three, seven, and nine have

the problematic loops. approximately match the impedance of either the non-problematic loops or by changing the position of the switch arm 170, Zout can be made to and consequently Zout is about equal to Zhoop. Therefore, by changing Zhne according to fundamental electronic principles, Σ_{in} is about equal to Σ_{line} reactive circuit when the second reactive circuit is switched into the circuit, switched into the circuit, or is about equal to the impedance of the second impedance of the first reactive circuit when the first reactive circuit is position of the switch arm 170. Given that Zloop is about equal to the the first impedance or the second impedance, depending upon the across the first winding 120 of the second transformer T2 is equal to either first transformer T1. This is the case because Zline, the output impedance impedance or a second impedance in series with the first winding of the the first transformer T1, thereby presenting respectively either a first between the output of the power amplifier 75 and the first winding 130 of circuit or the second reactive circuit is effectively switched in series inductive coupling of the second transformer T2, either the first reactive Depending on the position of the switch arm 170, through the

products in general are removed or canceled. Another benefit is that Another beneficial result of matching the impedances is that nonlinear the value of Zloop is that power is more efficiently transferred into the loop. An important benefit of approximately matching the value of Zout to

> 01 G

52

20

91

signal echoes are reduced. Further, as a result of the series connection of the first windings 120 and 130 of the two transformers are also eliminated. Removal of the nonlinearities is even more important with HDSL2 than HDSL, due to the higher signal levels used in HDSL2.

As illustrated in FIG. 6, the first reactive circuit 95 comprises capacitors C3, C4 and C5, resistors R4, R5, and R6, and inductor L. Capacitor C5 is connected in parallel with resistor R6 and inductor L. A first end of those components is connected to the first terminal TE1. A second end of those components is connected to a first end of capacitor C4 and resistor R5, which are connected in parallel. A second end of capacitor C3 and resistor R5 is connected to a first end of a capacitor C3 and sesistor R4, which are connected to ne end of the second capacitor C3 and resistor R4 is connected to one end of the second of the second transformer T2. Switch S is connected to the winding 125 of the second transformer T2. Switch S is connected to the other end of the second transformer T2. Alternatively, the first other end of the second winding of transformer T2. Alternatively, the first reactive circuit can be any circuit having the required impedance.

The second reactive circuit 100 comprises capacitors C1 and C2,

and resistors R1, R2, and R3. A first end of resistor R3 is connected to a the second terminal TE2. A second end of resistor R3 is connected to a first end of capacitor C2 and a first end of capacitor C2 and resistor R2 is connected in parallel. A second end of capacitor C1 and resistor R1, which are connected to a first end of a capacitor C1 and resistor R1 is connected in parallel. A second end of capacitor C1 and resistor R1 is connected to the second end of the second winding of second transformer connected to the second reactive circuit can be any circuit having the required impedance.

Values of the components in the first and second reactive circuits 95 and 100 are listed in Table 1 of the Appendix. These components have values about equal to the values in Table 1. Table 2A in the

G

appendix lists impedance values for the first reactive circuit 95 and the second reactive circuit 100 at a number of frequencies f_i of interest.

Additional reactive circuits, also referred to as reactive sections,

could be included. Each reactive circuit would have a unique impedance. These one or more additional reactive circuits could be connected to the awitch and the second transformer T2 similarly to the connections of the first and second reactive circuits. This would require the use of a switch having capacity for the additional connections. This would also require configuring the DSP to differentiate between multiple possible switch would require the DSP to be able to control the multiple possible switch connections. Employing one or more additional reactive circuits would permit for dividing the loops into smaller groups, resulting in each reactive circuit being a closer approximation of a representative impedance of a group of loops.

Generally, $Z_{\text{loop}} = R + jX$. For the circuit illustrated in FIG. 6, when one of the non-problematic loops is connected to the input/output 137 of the line interface 50, the impedance of the second reactive circuit 100 is designed to be about equal to the impedance of Z_{loop} in the frequency band of interest, which is about 80 kHz to about 400 kHz. A representative value of the impedance in this case is about 135 ohms. A

representative value of the impedance in this case is about 135 ohms. A simplified schematic diagram of the relationship between Z_{out} and Z_{loop} when a non-problematic loop is connected to the input/output 137 of the interface 50, and when the second reactive circuit 100 is switched in series with the second winding 125 of the second transformer T2, is illustrated in FIG. 7. Using the representative impedance of 135 ohms discussed above, $Z_{out} \approx Z_{loop} \approx 135$ ohms, and the transfer function $T(s) = Z_{loop} \setminus (Z_{out} + Z_{loop}) \approx 1/2$. Therefore, as a result of the use of the second reactive circuit 100, the impedance matching between Z_{out} and Z_{loop} is good, and consequently, the output power is maximum, frequency

10

G

performance distortions are reduced, there is little or no phase shift, and signal echoes are reduced.

are reduced. distortions are reduced, there is little or no phase shift, and signal echoes consequently, the output power is maximum, frequency performance impedance matching between Zout and Zloop is remains good, and Therefore, as a result of the use of the first reactive circuit 95, the $\approx Z_{loop} \approx 20 \pm j 20$, and the transfer function T(s) = $Z_{loop} \setminus (Z_{out} + Z_{loop}) \approx 1/2$. 8. Using the representative impedance of 20 \pm j20 discussed above, Z_{out} the second winding 125 of the second transformer T2, is illustrated in FIG. interface 50, and when the first reactive circuit 95 is switched in series with when a problematic loop is connected to the input/output 137 of the simplified schematic diagram of the relationship between Z_{out} and Z_{loop} representative value of the impedance in this case is about 20 ± j20. A band of interest, which is about 80 kHz to about 400 kHz. A designed to be about equal to the impedance of Z_{loop} in the frequency 137 of the line interface 50, the impedance of the first reactive circuit 95 is When one of the problematic loops is connected to the input/output

FIG. 9 illustrates a second embodiment of the invention in the form of a line interface apparatus having a variable impedance circuit with two (R1 and R2) or more resistors that are individually selectable by the switch

(R1 and R2) or more resistors that are individually selectable by the switch 165. Although any number of resistors can be used, preferably four resistors are used. These resistors can have any functionally appropriate values. Preferably the values of the resistors will be from about 10 ohms to about 40 ohms. The line interface apparatus of FIG. 9 operates identically with the line interface apparatus of FIG.6 with three exceptions. First, instead of automatically selecting a reactive circuit for series connection between the output of the power amplifier 75 and the first winding 130 of the transformer T1, a resistance is selectively switched

therebetween. Second, the resistance switched in series with the primary

G

winding 130 performs the HPF function of removal of low frequency components from the transmitted signal thereby eliminating the need for the HPF 65 of the first embodiment. Third, the second transformer T2 is eliminated, thereby enhancing the simplicity and reducing the cost of the high efficiency of power transfer from the line interface apparatus. Although effective at selectively maintaining a high efficiency of power transfer from the line interface apparatus to the high efficiency of power transfer from the line interface apparatus to the loop, the second embodiment illustrated in FIG. 9 does impose a penalty. In this regard, if the structure of the hybrid 44 is fixed, the absence of a teactive component in the impedance of the variable impedance circuit will degrade the echo cancellation function of the hybrid 44. This necessarily implies a trade-off in choosing the first or second embodiments of the implementation.

METHOD

illustrated by box 185. approximation of the echo signal from the composite signal, which is hybrid 145 are inputted into the subtractor 150, which subtracts the design of the hybrid. The output of the amplifier 140 and the output of the signal only when Zloop equals the impedance value used for Zloop during the 145. The output of the hybrid will be an accurate replica of the echo output of the power amplifier 75, and inputting that signal into the hybrid the echo signal is produced by tapping the signal to be transmitted at the approximation of the echo signal is also produced. The approximation of 140, which amplifies the composite signal. As illustrated by box 180, an the first transformer T1. The composite signal is inputted into the amplifier signal (TE). The composite signal is received at the first winding 130 of The composite signal is an aggregate of the received signal and the echo echo of a transmitted signal, which is illustrated by box 175 in FIG. 10. The method includes receiving a composite signal that includes a signal FIG. 10 is a flow chart illustrating a method for matching Σ_{out} to Σ_{loop}

00

52

50

91

10

9

30

< i_tA6888866 OW> :0IOOGSNB

£8999/66 OM

While the above detailed description has shown, described and 130 of the first transformer T1, as illustrated by box 200. impedance is effectively connected in series with the vith the first winding Vs of the subtractor is less than the threshold value, the second coupling transformer, as illustrated by box 195. Similarly, when the output winding 130 of the first transformer T1, which is also referred to as the line value, the first impedance is effectively connected in series with the first the output Vs of the subtractor is greater than or equal to the threshold the second winding 125, then Zline has a second value. Accordingly, when principles, Z_{line} has a first value. If the second impedance is connected to the second winding 125, then, according to fundamental electronic 125 of the second transformer T2. If the first impedance is connected to value, a second impedance is connected in series with the second winding transformer T2. If the output Vs of the subtractor is less than the threshold impedance in series with the second winding 125 of the second the output 160 of the DSP causes the switch S to connect a first subtractor is greater than or equal to the threshold value, the signal from subtractor is compared to a threshold value. If the output Vs of the As illustrated by decision box 190, in the DSP the output Vs of the The output Vs of the subtractor 150 is inputted into the DSP 115.

pointed out the fundamental novel features of the invention as applied to various embodiments, it will be understood that various omissions and substitutions and changes in the form and details of the apparatus and method may be made by those skilled in the art, without departing from the spirit and scope of the claimed invention.

WHAT IS CLAIMED IS:

52

50

91

01

ç

matching circuit including:

CLAIMS

- f. An apparatus for coupling a signal to a transmission loop, the loop characterized by an impedance Z_{loop}, the apparatus comprising: a loop coupling transformer with first and second windings; and an impedance matching circuit connected to the first winding of the coupling transformer and to the output of the amplifier, the impedance
- a first section characterized by a first impedance; a second section characterized by a second impedance, and a switch circuit connected to the first and second sections, to the amplifier and to the first winding for switching either the first or the second reactive section in series between the amplifier and the first winding.
- 2. The apparatus of claim 1 wherein the first section is a first reactive section that comprises the parallel combination of a resistor R5 and a capacitor C3 connected in series with the parallel resistor R5 and a capacitor C4 connected in series with the parallel combination of an inductor L and a resistor R6 and a capacitor C5.
- 3. The apparatus of claim 1 wherein the second section is a second reactive section that comprises the parallel combination of a capacitor C1 connected in series with the parallel combination of a resistor R2 and a capacitor C2 connected in series with a resistor R3.
- 4. The apparatus of claim 1 for coupling to problematic loops wherein the first section has an impedance that is about equal to the impedance of a problematic loop.

52

20

91

01

G

30	the amplifier, and to the first winding for switching either the first or
	a switch circuit connected to the first and second sections, to
	a second section characterized by a second impedance; and
	a first section characterized by a first impedance;
	circuit including:
97	first winding of the line coupling transformer, the impedance matching
•	an impedance matching circuit connected to the amplifier and to the
	an amplifier;
	a line coupling transformer with first and second windings;
	telecommunications apparatus comprising:
07	line for transmission, the line characterized by an impedance Σ_{toop} , the
	10. A telecommunications apparatus for coupling a signal to a
	conbling transformer.
	and a low pass filter connected in senes with the first winding of the line
91	9. The apparatus of claim 1 further comprising a high pass filter
	unique impedance.
	additional section, with each additional section being characterized by a
	8. The apparatus of claim 1 further comprising at least one
01	
	electrically connected to the second transformer.
	The apparatus of claim 6 further comprising a hybrid
	comprises a switch and a second transformer.
9	6. The apparatus of claim 1 wherein the switch circuit
	the impedance of a non-problematic loop.
	loops wherein the second section has an impedance that is about equal to
	5. The apparatus of claim 1 for coupling to non-problematic

the second coupling means being connected in series with the input of the	
second coupling means having an input and an output, the input of	
the first coupling means being connected to a loop;	52
first coupling means having an input and an output, the output of	
12. A line interface, comprising:	
means for receiving signals from the line.	
transmitted over the line; and	50
means connected to the filter for generating signals to be	
s filter section connected to the input of the amplifier;	
first winding;	
the second reactive section in series between the amplifier and the	
the amplifier, and to the first winding for switching either the first or	91
a switch circuit connected to the first and second sections, to	
a second section characterized by a second impedance; and	
a first section characterized by a first impedance;	
cjicnit including:	
first winding of the line coupling transformer, the impedance matching	10
an impedance matching circuit connected to the amplifier and the	
an amplifier;	
a line coupling transformer with first and second windings;	
characterized by an impedance Zloop, the modem comprising:	
11. A modem for transmitting and receiving signals over a line	9
a filter section connected to the impedance matching circuit.	
winding; and	
the second section in series between the amplifier and the first	

tirst coupling means;

magnitude of the echo signal is less than the threshold magnitude. impedance circuit to the output of the second coupling means when the least as great as a threshold magnitude, and for connecting the second second coupling means when the echo signal has a magnitude that is at means for connecting the first impedance circuit to the output of the magnitude of an echo signal; and means connected to the first coupling means for measuring the :dool circuit being representative of the loop impedance of at least a second the second coupling means, the impedance of the second impedance a second impedance circuit selectively connectable to the output of representative of the loop impedance of at least a first loop; coupling means, the impedance of the first impedance circuit being a first circuit selectively connectable to the output of the second 67 E8999/66 OM

A line interface, comprising: .Er

the second coupling means being connected in series with the input of the second coupling means having an input and an output, the input of the first coupling means being connected to a loop with one or more taps; first coupling means having an input and an output, the output of

second coupling means, the impedance of the first impedance circuit a first impedance circuit selectively connectable to the output of the first coupling means;

circuit being representative of the loop impedance of at least a second the second coupling means, the impedance of the second impedance a second impedance circuit selectively connectable to the output of

being representative of the loop impedance of at least a first loop;

coupling means is not substantially equal to a baseline value; and means for detecting when the impedance of the input of the first

20

91

01

G

52

30

(door

means for connecting the first impedance circuit to the output of the second coupling means when the impedance of the baseline value, and for compling means is not substantially equal to the baseline value, and for compling means when the impedance circuit to the output of the second coupling means when the impedance of the input of the second coupling means is substantially equal to the baseline value.

14. A line interface, comprising:

a first transformer having a first winding and a second winding, the second winding of the first transformer being connected to a loop with one

or more taps;

a second transformer having a first winding and a second winding,
the first winding of the first transformer being connected in series with the
first winding of the second transformer;

a first impedance circuit selectively connectable to the second winding of the second transformer, the impedance of at least a first loop; circuit being representative of the loop impedance of at least a first loop; a second impedance circuit selectively connectable to the second

winding of the second transformer, the impedance of the second impedance of at least a

second loop;

means connected to the first winding of the first transformer for measuring the magnitude of an echo signal; and

means for connecting the first impedance circuit to the second winding of the second transformer when the echo signal has a magnitude that is at least as great as threshold magnitude, and for connecting the second impedance circuit to the second winding of the second transformer when the magnitude of the echo signal is less than the threshold magnitude.

50

91

01

9

07	each of the loops in a group of non-problematic loops.
	circuit has an impedance that is about equal to the loop impedance of
	18. The line interface of claim 14 wherein the second impedance
	each of the loops in a group of problematic loops.
91	circuit has an impedance that is about equal to the loop impedance of
	17. The line interface of claim 14 wherein the first impedance
	resistor R3.
	combination of a resistor R2 and a capacitor C2 connected in series with a
01	of a resistor R1 and a capacitor C1 connected in series with the parallel
	circuit is a second reactive circuit that comprises the parallel combination
	16. The line interface of claim 14 wherein the second impedance
	C2'
S	the parallel combination of an inductor L and a resistor R6 and a capacitor
	combination of a resistor R5 and a capacitor C4 connected in series with
	resistor R4 and a capacitor C3 connected in series with the parallel
	circuit is a first reactive circuit that comprises the parallel combination of a
	15. The line interface of claim 14 wherein the first impedance

19. The apparatus of claim 14 further comprising a high pass filter and a low pass filter connected in series with the first winding of the first transformer.

20. A method for matching the output impedance of a line interface to the input impedance of a loop with one or more taps, comprising:

receiving a composite signal that includes an echo signal; producing an approximation of the echo signal;

30

anptracting the approximation of the echo signal from the

composite signal;

comparing the result of the subtraction to a threshold value; and selectively connecting a first impedance or a second impedance in

series with a first winding of a line coupling transformer of the interface, the first impedance being connected if the result of the

subtraction is at least as great as the threshold value, the second

impedance being connected if the result of the subtraction is less than the

threshold value.

APPENDIX

Fable 1

Values of the components in the first and second reactive circuits of FIG.

9

R1 = 50 ohms

smdo 619 = SA

emdo 201 = 8月 emdo 29E = 4月

sm4o 4.68 = 3A

smdo 09 = 8月

C1 = 0.1 hF

C3 = 80 nF

C4 = 16.8 nF

C5 = 5.6 nF L = 15 µH

VPPENDIX

TABLE 2A

00000€	.4178.6	102.22396	!£99₽ <i>L</i> '6	££42.29
300000	11.414291	1815.201	i90 1 95.5	79124.18
000 7 L7	12,575231	102.75028	169168.6	46224
742000	!6L046.EI	102.92214	182862.41	1069.82
200000	17.01228i	22575.501	110552 52	₹6040.0€
120000	22.48581i	104,40037	33,402091	₹688.2€
100000	35. 941 141	107.15278	i870£8.€4	91608.94
70000	191087.84	94469.111	151719.12	18457.22
20000	.581 <i>6</i> 2.92	118.6253	166 5 98.19	55.235
30000	122750.38	25992.4EI	116642.38	£9468.97
20000	113.03327i	SLLLE.ISI	16109.911	88522.36
12000	137.942331	166.5654	142.50385i	1852.911
10000	184.176231	1776.891	178.22301i	99677.071
, , , ,	tive Circuit:	Z First Reac	active Circuit:	S Second Re

VbbENDIX


TABLE 2B

\mathbf{f}_{i}		1 Ω qool ni Ω		iodoolni.Z
10000	11194.881	<i>\$\$</i> 72.871	1748050700.002	214.850073564
12000	144 0962!	140.1183	150.819583319	917947797.281
00007	121.7854i	125.1124	125.133535823i	£72244104.8813
30000	102.9938	676£.301	1297050414.79	246.355473155
20000	i£052.48	9680.97	!9 E 6L8448E.79	127.124548717
00007	12824.79	1812.68	52.112099625i	119.257242571
100000	51.9428i	7688.6 7	39.106158487i	113.583512558
120000	38.1396i	30.2943	28.273916145i	6LL9SEE8S.601
200000	16.1525i	784.1487	.22.808869883i	247E83E08.70I
742000	196 0	\$90L`9₹	19.914320475i	14764769.301
272000	18027.6	2596.15	1730116362.81	106.284494256
300000	16.3097	7572.04	!6 \$ 6180\$\$£'LI	105.912443297
€00000	17.4036	71.171.2 <i>T</i>	12.9145885911	188688168.801


VPPENDIX


LYBFE 5C


$\mathbf{f}_{_{\mathbf{i}}}$			i 9qoolni Σ			'Vqoolni'S
7000		1924840.204	606600.522		18827.881	6809.991
3000		384.658772;	396.024406	٠	18878.892	7786.848
2000		300.200796	874038.022		18053.642	754 0636
0007		1771028.982	194.336427		197.352i	6659.171
10000		187.0161761	157.375216	. %	153.4682i	138.2434
12000		143.620207i	129.698225		116.9988	9486.911
20000	100	120.5524611	866363.611		!6\$9:66	8887 40I
30000		1175268.56	94.35924		85.3465i	1871.88
2000€		<u> 169006.7</u> 9	6 ≯ 076£.87		.6882.cə	1691.07
0000L		57.129307i	749112.17		!\$76t LS	St-86.95
100000		.1862742.1 <i>2</i>	599142.59	÷ .	141.29141	40.4209
120000		18.668445i	\$9 \ \$\\\$6.9\$		23 7008i	6599.22
700000	-	38.7474091	28215.92		12768.2	7194.62
245000		1867738.	28 4 004.91		i₹899.81	38.2502
272000		i££1808.41	16.921838		15734.12	49.1828
300000		i£68976.£	16.816 5 21		19.6182	60+0.29
200000		1299254.62	LL 1709. E9		17088.92	1279.54
000008		1104198.82	\$69618.04		15.03351	66.1893



£8999/66 OM







A CLASSIFICATION OF SUBJECT MATTER

According to International Patent Classification (IPC) or to footh national classification and IPC

B. FIELDS SEARCHED

IBC 9 H04F H04B (glassification system followed by classification symbols)

Documentation searched other than minimum documentation to the extent that such documents are included in the tields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

search report	Date of mailing of the international	Date of the schual completion of the international search				
	in the sitt. "&" document member of the same pate	" document published prior to the international filing date but later than the priority date claimed				
vious to all betson skilled	document is combined with one or ments, such combination being ob-	t mesus				
edt nedw gete evitnevni i	cannot be considered to involve an	"A" abcument defining the general state of the art which is not considered to be of particular televance "E" eather document but published on or after the international filling date "I" (a)miss yriveng no adoubt any throw doubts or which are the which may throw doubts or provided to establish the which is which the through a debase of eather the which is which the throught and which is which the which is which is which the which is which the which is which is which the which which is which the which w				
	"Y" document of particular relevance: th					
of benebiance ed for	nso to levon beneidered novel or can involve an inventive step when the					
notined invention	"X" document of particular relevance; th					
tith the application but	or priority date and not in conflict w cited to understand the principle or invention					
eteb poilit lanotameto	"T" later document published after the i					
хәиие иі рө	X Patent family members are list	The documents are listed in the continuation of box C.	Х Риц			
·						
	/_	_				
1S-S0			٧			
55 51	ng a	column 2, line 18 -column 3, line	V			
		abstract				
		10 September 1996 (1996-09-10)				
11-8'9-1	(JA T3	US 5 SEE 263 A (FONG JOSEPH C Y	х			
	(1, 13	× 3 11d 30t 31403 / V 29t 333 3 311	^			
		figures				
		de l'action de la contract				
		(71-10-6891) 6891 (71-17)				
		8 30 10 12624 A (FLUITSU LTD),				
		2 May 1989 (1989-05-02)				
		vol. 013, no. 186 (E-752),				
1-50		PATENT ABSTRACTS OF JAPAN	v			
		PATENT APETPACTE OF TABLA	Х			
ON misto of theveleR	evant passages	Citation of document, with indication, where appropriate, of the rel	Category '			
						

Form PCT/ISA/210 (second sheet) (July 1992)

ASI ant to assubbe guilliem one emeM

SS September 1999

European Patent Office. P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016

Koukourlis, S

59/09/1999

Authorized officer

Ţ


		.
: '		
		Ì
	cjaims	
	SI anil - 4 anil , 2 ageq	. :
·	SI January 1999 (1999-01-21)	
11-8'5-1	MO 99 03200 A (MAEKINEN OLLI PEKKA ;NOKIA	X, 9
		^
	abstract column 4, line 42 -column 6, line 68	
1-20	23 July 1991 (1991-07-23)	
	NS 8 034 978 A (NGUYEN NINH T ET AL)	A
12–20	00 2011 07 2011 00	Α
	column 3, line 41 -column 4, line 15	
	SI July 1992 (1992-07-21)	
II-8, 2-1	US 5 133 007 A (NISHIMURA SHINICHI)	Х
ON mislo of insveleR	Citation of document, with indication,where appropriate, of the relevant passages	Calegory :
	Litation of document with indication where appropriate of the relevant passages	
712924	66 SN/174	

INTERNATIONAL SEARCH REPORT

Information on patent family members

99/12924	SU/1J4
Application No	lanoibar- "Inl

08-05-1699 10-01-1699	FI 972926 A	51-01-1866	A	MO 9903200	
	NONE	23-07-1991	∀	87 64 503 2U	
0661-01-41	Գ ՀՉ Շ୧ 322 ∀	21-70-12	Α	700££13 SU	
	NONE	9661-60-01	Α	n2 222223	
	NONE	686I-I0-LI	Α	JP 01012624	
Publication easte	vlimet trade9 (s)redmem	Publication date		Patent document cited in search report	



Filed on



MORLD INTELLECTUAL PROPERTY ORGANIZATION

bCL

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

HO4L 25/02

A1

(13) International Publication Number: WO 99/66683

(43) International Publication Date: 23 December 1999 (23.12.99)

Published

(86.60.61) 8691 anut 61

bushed
With international search report.

(22) International Application Number: PCT/US99/12924
(22) International Filing Date: 8 June 1999 (08.06.99)

(96) Priority Data: UJ (86,60.61) 898 (16.06,98) UJ

(63) Related by Continuation (CON) or Continuation-in-Part (CIP) to Earlier Application


US (CON)

(71) Applicant (for all designated States except US): RC NET-WORKS [US/US]; Suite 212, 6727 Flanders Drive, San Diego, CA 92121 (US).

(72) Inventors; and (75) Inventors; and (75) Inventors; and (75) Inventors/Applicants (for US only); CHAPLIK, Naom [US/US]; 17569 Fairlie Road, San Diego, CA 92128 (US).
White Bear Lake, MN 55110 (US).

(74) Agent: MEADOR, Terrance, A.; Gray Cary Ware & Freidenrich, LLP, Suite 1700, 410 B Street, San Diego, CA 92101-4297 (US).

(24) Title: IMPEDANCE MATCHING INTERFACE FOR TRANSMISSION LOOP



(57) Abstract

BRSDOCID: <MOT

A line interface apparatus includes a line coupling transformer and an impedance matching circuit with two sections. A switch is switch either the first or the second section in series with the first winding of the transmitted signal is subtracted from a composite signal comprising a received signal and the echo. The result of the subtraction of the transmitted signal is subtracted from a composite signal comprising a received signal and the echo. The result of the subtraction is compared to a threshold value in a digital signal processor that also controls the switch. The output impedance of the interface is automatically matched to the input impedance of a loop connected to the second winding of the line coupling transformer. The result is the maintenance of a desirably high level of efficiency in coupling signal power to the loop.

EOK THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

								I
		100	programme and the second	•				
	the transfer of the second		spore	SG Sing	Liberia	TK :	Estonia	яя !
	the state of the state of		uap	ZE ZMG	Sri Lanka		Denmark	DK
		100	ut	pns as	Liechtenstein		Сеплалу	DE
ł	and the second of		ian Federation	RU Russ	Saint Lucia		Czech Republic	zə
	•		sins	RO Rom	Kazakstan	KZ .	Споя	cn
			legu	PT Port	Republic of Korea	KK	China	CN :
			pu	PL Pola	Republic of Korea		Cameroon	СМ
			Zealand		Democratic People's		Côte d'Ivoire	io [
	SwdsdriiS	MZ	бен	NO Nor	Kyrgyzstan	KG		СН
	aivalsoguY	ΩX	etlands		Кепуа		ОдиоЭ	ൊ
	Wiet Mam	NA	J:	NE Nigo	nagal		Central African Republic	CE
	Uzbekistan	\mathbf{z}_{Ω}	ooi	MX Mex	(taly	I.I.	Canada	VO
	United States of America	SO	iwi	MW Mala	celand	i si	Belans	BX
	Spanda	อก	sinsiir		Israel	II II	lizs18	RR
	Ukraine	AU	sifog		postan			ra
	ogedoT bus babinitT	TT		ML Mali	Amgary	I DH	Bulgaria	BG
	Turkey		telic of Macedonia		ecece			BE
	Turkmenistan	MT	former Yugoslav	MK The	səninG			3181
İ	Tajikistan	LL	agascar.		snade			88
	ogo'T	ЭT	ablic of Moldova					V9
	Chad	ŒΤ		MC Mon				ZV
	bnelizew2	ZS		Vis. Latv				nv
1	Senegal		gmoqua		rance			TA
	sidevol	SK	einer		baslai [,]			MV
	Slovenia	IS	out	L.S. Leso	nisqé	ES S	sinsdfA.	TV